Introduction
It has been reported that the loss in gate overdrive prevents switching-speed improvement in advanced technologies [1, 2] . For such cases it has been reported that the ring-oscillator delay cannot be predicted by the conventional I half method, from the DC MOSFET current at V gs =V DD and V ds =V DD /2. Instead I peak , estimated by circuit simulation at V out =V DD /2 of the ring-oscillator stage, was found to be more appropriate to capture the gate-overdrive loss as schematically shown in Fig. 1 [1] . Here we investigate the origin of I peak in the inverter, the basic element of the ring-oscillator. It will be shown that the switching delay is in fact physically determined by the MOSFET's displacement current at higher frequencies, which reduces the influence of the DC current on the switching delay. Fig. 2 shows measured current responses of a nMOS-FET and a pMOSFET with a gate length of 10μm. Simulated results with HiSIM are depicted together. HiSIM is a compact MOSFET model based on the surface-potential description in a similar way as 2D-device simulators. For the simulation HiSIM model parameters are extracted with measured I-V characteristics. The error of the extracted model parameter sets is kept within 1%. The accuracy of switching performance for both nMOS and pMOS has been verified with measurements as seen in Fig. 2 .
Estimation of Inverter Delay
Conventionally, the inverter delay is estimated by the I half method with the simple equation
However, this equation was found to be invalid for advanced technologies with small V th , and an alternative description has been proposed as
where I peak is the current flowing during the switching process at V out =V DD /2. Here the problem is that I peak can be known only through circuit simulation and its origin cannot be determined easily. Fig. 3 shows a simulated switching waveform of the inverter for very slow switching speed, verifying that I peak currents during switch-high and switch-low are approximately equal. The suppressed magnitude of I peak reveals that a lot of energy is lost during switching by large currents which directly flow from high supply voltage (V DD ) to low supply voltage (GND) as depicted in Fig. 4 by vertical arrows. The load capacitance C L is selected to be about the same as sum of the gate-oxide capacitances of nMOS and pMOS (fan-out 1), namely 911fF for the studied case of MOS dimensions. Fig. 5 compares the inverter delay, estimated with different methods, as a function of the switching speed. For the comparison simulated delay T pd,sim with a circuit simulator is also depicted. While the I half -method wrongly predicts a switching-speed independent delay, the I peak -method is close to the accurate compact-model result for higher switching speed, but somewhat off for very low switching-speed.
Delay Mechanism in Inverter
Fig. 6 summarizes current flows during the switching, and verifies that I peak is much smaller than I half as expected. Under very slow switching I peak is approximately the current under the V gs =V ds =V DD /2 condition. However, I peak increases as the switching speed increases and the current flows only between load capacitance and nMOS during switch-high and between the pMOS and load capacitance during switch-low. The magnitude of this current is increasingly determined by the displacement current, the second term on the right hand side equation for the transient cur- and I 0 is the DC current and Q is the induced charge. Under the high-speed switching condition, the displacement current dominates over the conductive current, and governs the switching performance, and dq/dV out becomes equal to C L . Consequently, we can approximately predict the I peak value analytically by approximating I peak =I cap =C L dV out /dt. The dV out /dt can be analytically written
where tau is the transit delay determined by L/v.
Conclusions
We have investigated the I peak current to predict the propagation delay of the inverter. It was found that the delay is governed not only by the transit current but also by the displacement current. An analytical description for predicting the I peak current has been proposed. 
